A Formal Model Of SystemC Components Using Fractal Hypergraphs
نویسندگان
چکیده
In this paper, we introduce a new mathematical structure: fractal hypergraph. Due to the hierarchical and compositional nature of fractal hypergraphs, representations based on fractal hypergraphs can capture and abstract the object-oriented nature of SystemC. We propose a formal semantics of SystemC components based on fractal hypergraphs that has already be used in a formal debugger of SystemC components.
منابع مشابه
Enabling SystemC Verification using Abstract State Machines
SystemC is a system level language recently proposed to raise the abstraction level for embedded systems design and verification. We propose a verification methodology for SystemC designs based on a combination of static code analysis and SystemC semantics described with abstract state machines (ASM). We abstract the source SystemC design into hypergraphs to keep an abstract (simplified) view o...
متن کاملFormal Verification of Probabilistic SystemC Models with Statistical Model Checking
Transaction-level modeling with SystemC has been very successful in describing the behavior of embedded systems by providing high-level executable models, in which many of them have inherent probabilistic behaviors, e.g., random data and unreliable components. It thus is crucial to have both quantitative and qualitative analysis of the probabilities of system properties. Such analysis can be co...
متن کاملDependability Analysis of Control Systems using SystemC and Statistical Model Checking
Stochastic Petri nets are commonly used for modeling distributed systems in order to study their performance and dependability. This paper proposes a realization of stochastic Petri nets in SystemC for modeling large embedded control systems. Then statistical model checking is used to analyze the dependability of the constructed model. Our verification framework allows users to express a wide r...
متن کاملFormal Verification of SystemC Designs using the BLAST Software Model Checker
SystemC is widely used in hardware/software codesign. Although it is also used for the design of safety-critical applications, existing formal verification techniques for SystemC are still hardly used in industrial practice. The main reasons for this are scalability issues, the lacking support for many practically relevant SystemC language constructs, and that counter-examples are not always ea...
متن کاملFormal Verification of Abstract SystemC Models
System-on-Chips (SoCs) combine hardware and embedded software on a single chip. To successfully develop such complex systems, an abstract model of the system is required to focus only on the relevant aspects at the beginning of the design process. This procedure has been systematized and the so-called Electronic System Level (ESL) design emerged. SystemC [1] has become the de facto standard for...
متن کامل